Abstract-An analog/digital hybrid delay-locked-loop (DLL) phase conjugator (PC) for use in retrodirective array (RDA) applications is proposed, implemented, and measured. Compared with previous phase-locked-loop PC solutions, the proposed DLL PC has a number of unique features that make it superior to previous solutions in many applications. These features include: 1) the ability to hold the phases of conjugated outputs even when input pilots disappear; 2) the ability to track the changing rate of phases of input pilots even when the pilot signals with dynamic phases disappear for a short period of time, i.e., the implemented RDAs can constantly track a moving target for retransmission even when the incoming pilots are not available due to deep channel fading or time division duplex operation; 3) the DLL PC can be flexibly configured as the voltage-controlled phase shifters for the use in traditional phased beam-steering arrays; 4) the DLL PC can indicate direction of arrival of the incoming signals without recourse to any baseband algorithms; and 5) the DLL PC is unconditionally stable. The operation of the DLL PC is articulated in this paper, and prototypes are built and their performance and functions are tested. In addition, a K-/Ka-band RDA demonstrator for satellite communications, based on the proposed DLL PC architecture, is implemented and measured, validating the "retro-direct" functionality over a wide view angle. To the best of our knowledge, this is the first time that a DLL has been used for PC, and it is the first time that a K-/Ka-band RDA based on this technology has been experimentally demonstrated.
RDA technology useful in many applications, including longrange radio frequency identification [3] , microwave power transmission [4] , physical-layer wireless spatial encryption [5] [6] [7] , mobile satellite communications (SATCOM) [8] , [9] , and so on.
There are a variety of RDA architectures. These largely fall into two categories, i.e., passive and active. Passive solutions normally refer to "Van Atta"-type structures [10] , which retrodirect wavefronts using symmetrical delay lines positioned between array radiating elements, while active solutions usually involve phase conjugating circuits [11] . In this category, "Pon"-type phase conjugator (PC) structures [12] have been extensively investigated. These mixerbased arrangements [12] [13] [14] [15] make the RDA more flexible, in terms of its physical layout [16] , receive and retransmit frequency offsets [17] , and retransmitted signal capability [18] . However, inherent weaknesses associated with this "Pon"-type approach include low and nonflat mixer conversion gain, undesired mixing frequency leakage components, and lack of receiver array factor gain. These negative attributes have hindered RDA deployment in the field. These problems have recently been largely solved by introducing phase-locked loop (PLL)-based PCs [19] [20] [21] [22] [23] [24] , which have the capability of providing low-spurious phaseconjugated signals at constant magnitude. In addition, they have the ability to provide array factor gains on both transmit and receive using simple intermediate frequency (IF) summing circuits.
However, the PLL PC approach is not suitable in some important applications, including the scenarios: 1) where the receive signals or pilot tones are not constantly available, which, for example, may be the result of deep channel fading or time division duplex (TDD) operation, and are associated with SATCOM systems of the type in [25] ; 2) where the information about directions of arrival (DOAs) of incoming pilots are required; and 3) where the flexibility of reconfiguring PC units into phase shifters for classical phased arrays is an additional requirement.
Respectively, the above weaknesses associated with the PLL PCs are rooted in the fact that the output phase adjustments are achieved by altering the frequency of local oscillators (LOs) during the loop locking process. This leads to: 1) frequency asynchronization when the incoming pilots, which act as the PLL frequency references, are unavailable; 2) the identical locking status, i.e., frequency synchronization, for different DOAs; and 3) no chance of configuring frequency asynchronized PLLs into phase shifters. Naturally if only the phases, rather than the frequencies, of LOs in PLL PC are used to adjust the loop states, the above-mentioned inherent PLL PC issues can be sufficiently addressed, and the resulting "PLLs" are essentially turned into delay-locked loops (DLLs) [26] . In addition, the proposed DLL-based PC architecture can provide significant extra useful features and functionalities when a light touch digital module is utilized. This paper is organized as follows. In Section II, the architecture of the proposed DLL PC is presented and its unique features are summarized. Detailed DLL PC design considerations are elaborated in Section III. The measured DLL PC performance and the demonstration of its functionalities are provided in Section IV at around 2.2 GHz due to the availability of the off-the-shelf components while also facilitating performance comparison with the previously reported PLL PC solutions. In Section V, an RDA using the constructed DLL PCs deployed for K-/Ka-band SATCOM applications is constructed. The experiment, for the first time, validates the "retro-direct" functionality in K-/Ka-band in a full-duplex fashion. Conclusions in this paper presented are finally drawn in Section VI.
II. DELAY-LOCKED-LOOP PHASE CONJUGATOR
The architecture of the proposed DLL PC-enabled RDA is given in Fig. 1 . It should be noted that although full digital RDA solutions using FPGA technology can be versatile, they lack real-time response due to their required digital signal processing power and computational speed restrictions [27] . In addition, the full digital version is also power hungry, especially when the transmission data rates are high, e.g., at a data rate of 20 Mbit/s, digital and analog versions require 600 and 89 mW per element, respectively [27] . In the analog/digital hybrid DLL solution presented here, only low-power low-frequency microcontrollers with simple computational capabilities are necessary. They are used in the feedback network shown in Fig. 1 . The associated design details are presented in Section III.
In Fig. 1 , only the reference and the i th (i = 2, . . . , N) chains are depicted for an N-element RDA. Unlike the PLL PC solutions, where LOs in each receive chain used for driving down-conversion mixers, i.e., Mixer1 and Mixer2, are derived from their own frequency references, thereby resulting in phase-unlocked LOs in open loop states, the corresponding LO pairs in DLL PCs share a common frequency reference, i.e., LO d1 (and LO d2 ), and consequently every receive chain in the array is automatically frequency synchronized. Since LO frequencies are fixed, in order to lock the loop in the i th receive chain, a controllable phase delay, which can be placed along either the first or the second down-conversion LO paths, is required. In Fig. 1 and the following discussions, and in the experimental work presented in this paper, this variable phase delay is inserted to alter the phase of the LO d2 at the secondstage frequency down conversion.
To facilitate formulation and further discussion, notations of frequencies and phases of various signals involved in the DLL PCs are listed in Table I , from which it is obvious that
The system should be configured as follows:
so that
From (2) we can obtain that
For the system in Fig. 1 , the phase differences between LO d_1 in the i th and the reference receive chains, i.e., the second term on the right-hand side in (3), are fixed. When the DLL in the i th receive chain is locked, as will be discussed in Section III, the phase difference of two inputs of the phase detector, i.e., the third term on the right-hand side in (3), is constant. As a result, we can rewrite (3) as
where i is a constant for each i . From (4), it is noticed that the phase φ d2_i of the i th DLL output S i equals the conjugated phase of the incoming pilot, i.e., −φ in_i , when using their counterparts in the reference chain as references, and when the constant phase i = 0. The method used to calibrate i out is discussed in Section III. After the phase-conjugated S i is obtained, this can be frequency up-converted to retransmit, in retro-directive fashion, signals back toward the distant source where the pilot is originated.
The introduction of the DLL PC solution endows the constructed RDAs with a number of desirable capabilities that are not possible with the previous PLL PC architectures. These are summarized as follows.
1) The conjugated outputs of DLLs can be held even when the incoming pilots, assuming static phases, disappear. This enables the constructed RDA to continue pointing toward the pilot source direction even when the pilot signals are not available, e.g., due to deep channel fading and/or TDD operation. This is not possible with PLL solutions, since when the receive pilots are lost, there is no chance to synchronize the frequencies of LOs in each receive branch as feedback-control dc voltages are lost. Therefore, the retransmitted directions become arbitrary in terms of both modulation frequencies and spatial beam pointing directions.
2) The conjugated outputs of DLLs can keep tracking the phases of incoming pilots by assuming constant phase rate of change, over a short period when the pilot signals disappear. This endows the constructed RDA the ability of predictively tracking a moving target even when the acquisition pilot radiated from the target disappears, thereby avoiding the repeated phase acquisition processes associated with fading channels and/or TDD systems.
3) The DLL PCs can be configured as variable phase shifters by simply opening the feedback loop in Fig. 1 . In this way, the RDA operates as a traditional phased beam-steering array. 4) Unlike PLL solutions, when the DLL PC is locked, the feedback dc voltages, V ci in Fig. 1 , used to set required phase delays can be exploited as an indicator of the incoming signal DOA. 5) In order to compensate a fixed phase error, only a firstorder DLL is required, which is unconditionally stable, compared to a second-order conditionally stable PLL required to achieve the same purpose [26] .
III. DESIGN CONSIDERATIONS
Before presenting the DLL PC implementation and the RDA experiment in Sections IV and V, some important design considerations need to be elaborated in regard to RDA design for SATCOM application.
A. Receive and Retransmit Antenna Arrays
In order to broaden the field of view of an RDA, the chosen antennas in both receive and retransmit arrays need to have active element patterns with wide beams. Usually, microstrip patch antennas are adopted. For some particular applications, such as SATCOM [9] , [28] , circular polarization is preferred. Receive and retransmit arrays can share the same antenna aperture, e.g., when receiving and retransmitting at the same frequency, a duplexer is added for system to work in TDD mode, or when frequency-division duplex (FDD) is adopted, the multiband or wideband antenna elements are required in the arrays. In FDD mode, the conjugated phases need to be scaled according to receive and retransmit frequency ratios, as studied in [29] [30] [31] . Alternatively, receive and retransmit can use separate antenna apertures with conjugated phases adjusted according to the electric distance between array elements.
B. IF Filter and IF Amplifier
As seen in Fig. 1 , an IF filter is added, whose bandwidth is normally around hundreds of Hz, in order to improve the receive sensitivity levels associated with SATCOM applications, typically below −120 dBm. Following the IF filter, an IF amplifier with high gain is used, in order to drive the phase detector above its threshold voltage at very low received power levels.
C. Phase Detector
There are various types of phase detectors that can be used for the proposed DLL PCs in Fig. 1 . Among these, the exclusive OR type, which operates effectively with both sinusoid and square wave inputs, corresponding to low and high (saturation occurs after IF amplifier) receive powers, respectively, is preferred. This amplitude-independent characteristic greatly enhances the dynamic range of the receiver. This property is validated in the experiment in the next section.
D. Variable Phase Delay
A controllable phase delay covering 360°is required to alter the phase φ d2_i of the LO d2 used for the Mixer2, as shown in Fig. 1 . This phase delay can be directly implemented at the LO frequency f d2 or be implemented at a lower frequency, then multiplied up to the required f d2 . In our experiment, in Sections IV and V, we choose the latter approach, because: 1) a small fraction of phase shifts could span 360°after frequency multiplication so that the most linear region of the variable phase shifter could be selected and 2) the magnitude of the LO d2 can be kept constant irrespective of the phase delay. The variable phase shifter at a low frequency, 10 MHz chosen in our experiment, is constructed using the simple circuitry shown in Fig. 2 .
E. Feedback Network
The feedback network is the key module that endows the DLL PCs new and useful functionalities, i.e., those described in 1)-4) in Section II. This feedback network used in our design is an analog/digital hybrid circuitry, as shown in Fig. 3 . A simple first-order loop filter, sufficient to correct phase errors in the DLL, is placed after each phase detector. This is followed by an operational amplifier (OP-Amp)-voltage comparator that functions as a charge pump. The reference voltage, V comp , shown in Fig. 3 , determines the constant phase differences between IF i and IF ref , i.e., φ IF_i − φ IF_ref , when the loop is locked. It can be adjusted to make i = 0, enabling phase conjugation as discussed in Section II. The provision of the V comp provides a simple and effective approach for calibrating each receive chain. The filtered charge pump output is then sampled by a low-frequency analog-to-digital converter (ADC) to allow basic logical operations in the digital domain. Finally, a digital-to-analog converter (DAC) transforms digital bits back into an analog dc voltage V ci , which is fed back to set the phase delay of the LO d2 in the i th receive chain.
The functionalities of the logic units are now described. Here, only very basic logic operations are involved and they can be readily fulfilled with a low-cost low-power digital microcontroller.
1) The array can be easily configured as a traditional phased beam-steering array by selecting, from a prestored lookup table, the digital bits sent to the DAC inputs to generate the dc voltages V ci for required the progressive phase delay distributions across the array. In this mode, the feedback loop is opened. 2) For RDA mode, the initial pilot signal phase acquisition is achieved as follows. Scan the input bits of the DAC from a to b while monitoring the input voltages V ADC of the ADC. Digital bits a and b correspond to two values of V ci that set two phase delays separated by 360°. Two possible locking points, where middle-ranged ADC inputs V ADC are detected, can then be identified. Either locking point can be used. However, this cannot change after selection. Different choices of the locking points result in the different V comp that is tuned to eliminate i in (4) . A phase delay scanning range of greater than 360°may lead to more than two possible locking points and should be avoided.
3) For RDA mode, after successful initial phase acquisition, the digital modules perform the following two tasks. a) The two digital bits around the locking bit (corresponding to the locking point obtained in the acquisition stage) are repeatedly applied at the input of the DAC. If they lead to high (or low) and low (or high) V ADC , respectively, at the input of the ADC, we know that the locking point is remaining constant. If both lead to either high or low V ADC , we know that the input bits of the DAC should be increased or decreased to regain the locking point.
The new locking bit could be obtained with little effort, because it lies not far from the previous locking bit. The changing patterns of the locking bits against time are recorded. It should be pointed out that the phase wrapping issue associated with DLLs can be readily solved with the help of the digital module, because with the availability of the lookup table mapping V ci and phase delays the feedback network knows when and how the phases should be wrapped. As an additional benefit, the knowledge of V ci can provide DOA information. b) The output V PDi of the phase detector is repeatedly checked. This can be done using another ADC. When the V PDi falls into a predetermined small region, it indicates that the pilot signal disappears.
The choice of V comp should be kept far away from this predetermined region, which is measured and stored in advance, in order to avoid the confusion between the loop locking state and the state when the pilot disappears. Once the system notices the absence of the pilot signal, the DLL will open the loop and assign the input bits of the DAC according to the previously stored patterns of locking bits. So that the constructed RDA can automatically hold the retransmission direction along the pilot source or continuously steer the retransmission beam to track the moving pilot source (when the pilot source is in motion before the pilot disappears) in the period when the pilot signal is not available. The algorithm used for RDA mode operation, implemented using the digital modules, is described in Algorithm 1.
In our prototype, we chose the microcontroller PSoC4 [32] from Cypress because of its low power consumption, easy programming, and its integration of 12-bit multichannel ADC, two current-type 7-bit DACs, two OP-Amps, and ample logic resources. In other words, it contains all the components that are needed for the feedback network, as shown in Fig. 3 .
IV. DLL PC PROTOTYPES
Prototypes of the proposed DLL PCs were fabricated to evaluate their performance and validate their functionalities. Repeatedly check the existence of the pilot signal: If (Pilot signal is unavailable) Assign c according to the patterns of previously stored locking bits; Elseif Go to 1).
In order to assess performance, the entire receive chain, shown in Fig. 1 , from low noise amplifier to output S i is required. For this purpose, a modular prototype with two entire receive chains was constructed. The inputs of the two chains were directly connected to two 10-MHz phase synchronized signal generators both generating 2.194-GHz signals. One chain was selected as reference, while the S 2 (phase delayed LO d_2 shown in Fig. 1 ) in the second DLL PC-enabled receive chain was measured. The phases (φ d2_2 − φ d2_ref ) (after 2 being calibrated out) against the phase differences between two input signals (φ in_2 -φ in_ref ) were measured and are depicted in Fig. 4 for various input signal power levels. It can be concluded from Fig. 4 that over a large dynamic range of 125 dB (from 0 to −125 dBm), the phases of the input signals can be conjugated using the proposed DLL PC structure with worst case phase errors of less than 14°.
During the experiment, we identified some sources causing phase errors, which include the following.
1) The spurious and phase noise of the frequency synthesizer, i.e., ADF4360-1 used in the prototype, for LO d2 could generate low-magnitude IF signals at the frequency f IF at the input ports of the phase detector, as the results of coupling and circuit nonlinearity. The phases of these IF signals do not linearly dependent on the phases of S r and S i , affecting the correctness of the calibrated i in (4), especially when the power of input pilot signals is low, and, hence, the conjugated phases. These resultant IF signals, with unpredictable magnitudes and phases, have different impacts on phase errors when the phase differences of input pilot signals vary. This phenomenon can be more severe when the multiple DLL PCs operate closely in space and this is an important factor that limits the sensitivity of the designed DLL PCs; 2) The resolution and speed of the DAC in the feedback network can affect the phase noise of LO d2 . Thus, through the same mechanism described in 1), phase errors occur. In order to reduce the phase errors and further enhance the DLL PCs' sensitivity down to −130 dBm, we plan to test a series of options, e.g., choosing frequency synthesizers with better spectrum purity and phase noise, redesigning circuit layout to reduce coupling, constructing phase shifters directly at f d2 without frequency synthesizers, and selecting highspeed high-resolution DACs with reasonable power consumption. Future results on performance improvement and system integration will be reported timely.
The feedback control voltage V c2 was also measured and is plotted in Fig. 5 . Once the control voltage V c2 , and hence the associated phase difference, is obtained, the DOA θ (measured from the array boresight) can be calculated through where k is the wavenumber in free space and d is the antenna spacing. In Fig. 5 , it can also be seen that the voltage can be automatically wrapped when the predefined boundaries, e.g., 0.7 and 1.2 V (corresponding to the DAC input bits a and b) used in the above experiment, are reached, indicating continuous phase tracking ability unconstrained by the limited phase range of the phase delay circuitry. Next, four integrated DLL boards targeting for K-/Kaband SATCOM applications were designed and fabricated. For function demonstration purpose, one reference board and one DLL board were measured. Here, the frequency of the input signal, which is the signal before the Mixer2 in Fig. 1 , and the f d2 were set to be 2195.81 MHz and 2.2 GHz, respectively, resulting in f IF = 4.19 MHz.
The video of the experiment can be accessed in [33] . In the video, the following can be seen.
1) The DLL works for both continuous wave and QPSKmodulated (PN sequence) input signals.
2) The DLL can hold the phases of the output signals when the input signals with static phases disappear. This confirms the claim 1) in Section II.
3) The DLL can continuously track the phases of the input signals even when the input signals with changing phases disappear for a short period of time. This confirms the claim 2) in Section II.
V. DLL PC-ENABLED K-/Ka-BAND RDA
A fully functional K-/Ka-band RDA based on the proposed DLL PC was designed and assembled. We chose K-/Ka-band, because RDA-equipped ground terminals can provide great benefits for the fast-growing K-/Ka-band satellite broadband connections [28] , e.g., RDA user transceivers on moving vehicles can automatically beamform toward the target satellites.
The detailed design information about the DLL PC-enabled K-/Ka-band RDA is provided in Table II. The block diagram and the photograph of the DLL PCenabled K-/Ka-band RDA experiment setup in an anechoic chamber are shown in Figs. 6 and 7, respectively. In Fig. 6 , the DLL PC module has the same structure as that shown in Fig. 1 , except for the LO d2 that is generated using the frequency synthesizer ADF4360-1 (sharing a common 10-MHz reference). The reference receive chain is similar to the DLL PC module, but without the feedback network and the phase shifter. Measured monostatic pattern of the RDA retransmissions is given in Fig. 8 . With repeated measurements and individual antenna test, we noticed that the ripples on the measured and calculated monostatic patterns were mainly caused by the unwanted radiation from coaxial cables connecting the antenna elements and RF circuits. Thus, smoothed fitting curves are also shown in Fig. 8 . This issue will be fixed in the future by integrating antennas and RF circuits on a single board.
In Fig. 8 , it can be clearly seen that the implemented K-/Ka-band RDA was capable of retrodirecting the pilot source over a wide spatial range, i.e., from −50°(or −55°) to 40°(or 50°) for gain flatness of about 3 dB (or 5 dB). The calculated monostatic pattern, obtained using measured antenna active element patterns, also plotted in Fig. 8 , has slightly higher gains when compared with its measured counterpart. This is mainly caused by the nonideally calibrated i in the monostatic pattern measurements, leading to beam pointing errors and reduced beamforming gains [34] . It is noted that when wider steering angles are required, other types of antenna elements with the broader active element patterns and/or other array arrangements, e.g., curved arrays, can be considered.
VI. CONCLUSION
In this paper, we have proposed a new type of phase conjugating architecture based on an analog/digital hybrid DLL. The proposed DLL PC solution has a number of useful features that are not available with the previously reported PC solutions. The prototypes of the DLL PCs, and its first ever K-/Ka-band RDA demonstrator, were successfully implemented and measured to assess their superior phase-conjugation performance, e.g., the large-input dynamic range of 125 dB and the input signal sensitivity down to as low as −125 dBm, and to validate their unique functionalities, such as holding or tracking the conjugated phases even when the incoming pilots are lost. The proposed analog/digital hybrid DLL PCs should find many applications where robust and flexibly reconfigurable RDA/phased array deployment are required. He has recently led a research activity with the European Space Agency (ESA), Noordwijk, The Netherlands, to produce a TRL5 self-steered antenna for use with satellite broadband services. He is currently a Lecturer with Queen's University Belfast. He has authored or co-authored over 70 scientific papers in major journals and in refereed international conferences. He has been involved in several world-class research projects. His current research interests include novel phase conjugating architectures for self-steered antennas, millimeter wave (mm-wave) MMIC design, and innovative mm-wave transceivers.
Dr. Buchanan was the recipient of the ESA Young Antenna Engineer Prize of the ESA Antennas Workshop for Space Applications in 2010 and the Mobile World Congress Scholar Gold Award for applications of satellite antennas toward 5G in 2018.
